Abstract-The paper deals with the realization on FPGA of a filter bank based multicarrier modem core. The main blocks of the modem core are for the transmitter: OQAM modulation for transmitter, Synthesis Filter Bank composed from IFFT and Polyphase network; and for the receiver: OQAM modulation for receiver, Analysis Filter Bank composed from Polyphase network and FFT. The modem core is implemented on FPGA with 10 6 gates and its frequency is 7.34kHz per frame with 512 real data.
INTRODUCTION
Multicarrier techniques are becoming more and more popular in communication systems. Orthogonal frequency division multiplexing (OFDM) technique attracts a lot of attention due to its efficient implementation using Fast Fourier Transform (FFT). However, in order to cope with a frequency selective channel, a cyclic prefix must be added leading to a spectral efficiency loss. As an alternative, filter bank based multicarrier modems avoid the need of guard interval between consecutive symbol [1] . Furthermore, they allow efficient sub-channel equalizers [2] . Consequently, they are good candidates for future multicarrier communication systems such as UMTS downlink or LAN. On the other hand, the progress in FPGA technology, especially programmable circuits with embedded multipliers, considerably increased the possibilities to integrate communication system-on-a-chip [3] . In [4] the authors have built a multicarrier modem using 4 DSPs. In order to decrease the surface area, the research was oriented towards FPGA realizations [5, 6] . This paper presents an implementation of a filter bank based multicarrier modem core on FPGA and it is organized as follows. Next section is a review of the filter bank multicarrier system. Then the hardware implementation of the modem is presented and simulation results are given.
FILTER BANK MULTICARRIER MODEM PRINCIPLE
A filter bank based multicarrier modem employs two filter banks : a synthesis filter bank (SFB) at the transmitter and an analysis filter bank (AFB) at the receiver [5] . They are generated through uniform frequency shifts of a prototype filter. The structure of OQAM filter bank based multicarrier modem is given on Fig. 1 . The blocks of synchronization and equalization are not presented in this figure. The interface blocks are not considered in the paper and the channel is assumed ideal.
Like OFDM, the OQAM (Offset Quadrature Amplitude Modulation) divides the transmission bandwidth into N subchannels with frequency spacing 1/T where T=2N/fsampling [7] . In OQAM modulation, the real and the imaginary part of the complex data symbols are alternatively transmitted at twice the conventional Nyquist rate. The imaginary part is delayed by T/2. Since the neighboring sub-channels overlap, it is necessary to apply the data alternatively to the real and imaginary sub-channels and in opposite manner for the two successive sub-channels (see table III). Therefore no guard interval is needed to cope with the impulse response of the channel. 
ARCHITECTURE OF THE FILTER BANK MULTICARRIER MODEM CORE
The architecture of the modem is presented on Fig. 2 . Fig.2a presents the IP blocks and the data frames in the transmitter and Fig. 2b presents the IP blocks and the data frames in the receiver. The IP blocks developed in VHDL are:
• OQAM modulator IP in transmitter -This IP block generates two frames, odd and even, with 256 complex data each from the initial frame which has 512 real data. The odd frame is generated from the first 256 data of the initial frame combined with zeros. The even frame is generated from the last 256 data of the initial frame combined with zeros. These two frames are processed separately in the IFFT and in the Polyphase network. Then the odd and even frames are added in the Frame addition IP block with a delay of a half period T/2.
• Frame addition IP -This block keeps ½ frame outcoming from the Synthesis filter bank at time index t-1 and adds it to the ½ frame outcoming from the SFB at time index t as shown at Fig. 3 . It executes 256 addition of real data each T/2:
The realization of the additions is serial. • Frame separation IP -This IP block separates odd and even frames in the receiver.
• OQAM IP block in the receiver -This IP block reconstructs the initial data frame with 512 real numbers from two consecutive blocks at the output of the FFT in the receiver. It takes the first 256 data from the odd frame and the next 256 data from the even frame.
• Synthesis and Analysis filter banks IPs -In a filter bank the filter prototype is half Nyquist. The polyphase network is obtained by the decomposition of low pass prototype FIR into 2N=512 sub-filters. Each sub-filter works at a cadence of 1/2N. A filter bank in the transmitter is composed from an IFFT followed by a polyphase network and a filter bank in the receiver is composed by a polyphase network and a FFT.
• IFFT and FFT IPs -These IPs are with 512 points.
The IFFT has complex input data and real output data. The FFT has real input data and complex output data. The Split functions combined with 256 points IFFT/FFT replace a 512-points IFFT with complex input and real output and a 512-points FFT with real input and complex output. The equation for the polyphase network in the transmitter is :
h(i+kN), i=1≤(i+kN)≤2048 -coefficients of the filter ; y 2k (i), 0≤k≤3, 1≤i≤512 -frames with 512 real data obtained from the IFFT at time index t, t-1, t-2, t-3 ys(i), i=1≤i≤512, frame outcoming from the Synthesis filter bank at time t. This frame is then added in the Frame addition IP block with the half frame from time t-1. The equation for the polyphase network in the receiver is :
h(i+kN), 1≤(i+kN)≤2048 -coefficients of the filter ; y 2k (i), 0≤k≤3, 1≤i≤512 -frames with 512 real data coming from the Frame separator IP block in the receiver at times t, t-1, t-2, t-3 y A (i), 1≤i≤512, frame outcoming from the Polyphase network at time t and then entering in the FFT IP block.
All data in the modem core realization are coded on 16 bits 2's complement. One bit is used for the sign. The scale of transmitted data is in the interval ±7. Complex numbers contain real and imaginary parts coded on 16 bits 2's complement.
RESULTS FROM FILTER BANK BASED MULTICARRIER MODEM CORE IMPLEMENTATION
In this realization priority was given to area minimization for a given minimal frequency per frame. All multiplications in the Filter Bank are executed serially and only one multiplier is used for the modem core. The IP core is implemented on FPGA with 10 6 gates XC2V1000 from the VIRTEX II family of XILINX. All the simulations are executed using the ISE 6.1 development system [8] . The surface area and time characteristics of the filter bank multicarrier modem core are presented in Table I . The processing time for a frame is 134μs. The modem frequency is 7.46kHz per frame.
In order to estimate the accuracy of the realization two verifications have been performed.
• Impulse response verification
To obtain the impulse response 8 initial frames (becoming 16 after the OQAM modulation in the transmitter) are treated in the transmitter, then in the receiver. All frames contain zeros, except the fifth frame whose third data value is 1. A bipodal random sequence is generated at the transmitter input. This sequence is compared with the sequence at the output of the receiver and the measured MSE is presented on Fig. 3 . The average value of the MSE obtained is -50dB (theoretical worst case value -45dB). After hardware implementation a degradation of 3dB is measured.
CONCLUSION
This paper shows the feasibility of a Filter bank based multicarrier modem on FPGA. The proposed serial architecture for 256 subcarriers can be implemented into a FPGA XC2V1000 of Xilinx. The modem frequency is 7.46kHz per frame. The comparison of the FPGA-based realization with DSP-based realization from [4] confirms the gain in surface area. FPGA-based realization improves the feasibility for a lower cost. The realization of additional IP cores in the modem as for example interpolator, decimator, equalizer and synchronization blocks will need an FPGA with 10 million gates. A higher modem frequency can be obtained by using parallel architecture for the realization. 
